

» Abst

. و	EEE HOME   SEARCH IEEE   SHO   WEB ACCOUNT   CONTACT IEEE				
		tions/Services Standards	Conferences Careers/J	lobs	
	/ حالیال	RELEASE 13	n en skriver en de skriver in die krietieke skriver in de		
	<u>Help FAQ Terms IE</u> Review	EE Peer Quick Links	V		
	Welcome to IEEE <i>Xplore</i> ™		F Full-Text (152 KB)]	PREVIOUS NEXT	
	O- Home	-		s made of nitrided gate diel	ectrics
	O- Log-out	<ul> <li>Xiewen Wang; Khai</li> <li>Center for Microelect</li> </ul>	ron. Mater. & Structures	s, Yale Univ., New Haven, C	CT, USA
	Tables of Contents  O Journals & Magazines  O Conference Proceedings	This paper appears in: VLS Symposium on On page(s): 226 - 227 Igazines Italian On page(s): 226 - 227 Italian On page(s): 11-13 June 1996 Honolulu, HI, USA	a: VLSI Technology, 199	6. Digest of Technical Pape	∍rs. 1996
	O- Standards	ISBN: 0-7803-3342- IEEE Catalog Numbe			
	Search  O- By Author	Number of Pages: xv References Cited: 3 INSPEC Accession Nu	+247		
	O- Basic O- Advanced	over thermal SiO/sub	2/ as gate dielectric fo	n to possess a number of a r Field-Effect Transistors (F	FETs), inc
	Member Services	better resistance to i	mpurity diffusion and hi	gher dielectric constant. He e as a mainstream gate die	owever, t lectric. E

of attractive proper rs (FETs), including nt. However, their po e dielectric. Even in case of nitrodized oxides where the nitrogen content is minute, the reduced peak transconductance for n-channel transistors is still a major concern for many applicatio despite their much improved reliability. This paper shows that a modest annealing treatment in a steam furnace yields dramatic improvement of FET's transconductance well as its current driveability for devices containing nitrided gate while preserving the excellent reliability. Only results on silicon nitride based MNS devices are included.

## **Index Terms:**

Establish IEEE

Web Account

Print Formal

MISFET; annealing; semiconductor device reliability; leakage currents; dielectric thin films; water vapor anneal; MIS devices; nitrided gate dielectrics; field-effect transistor interface properties; transconductance; steam furnace; current driveability; reliability; Si/sub 3/N/sub 4/

[PDF Full-Text (152 KB)] **PREVIOUS** <u>NEXT</u> SEARCH RESULTS

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alertin No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms

Copyright © 2002 IEEE — All rights reserved

# Effects of Water Vapor Anneal on MIS Devices Made of Nitrided Gate Dielectrics

Xiewen Wang, Mukesh Khare, and T.P. Ma

Center for Microelectronic Materials & Structures, and Dept. of Electrical Engineering Yale University, New Haven, CT 06520

#### Introduction

Silicon nitride and oxynitride films are known to possess a number of attractive properties over thermal SiO<sub>2</sub> as gate dielectric for Field-Effect Transistors (FET's), including better resistance to impurity diffusion and higher dielectric constant. However, their poor interface properties have prevented their use as a mainstream gate dielectric. Even in the case of nitrodized oxides where the nitrogen content is minute, the reduced peak transconductance for n-channel transistors is still a major concern for many applications, despite their much improved reliability.



This paper will show that a modest annealing treatment in a steam furnace yields dramatic improvement of FET's transconductance as well as its current driveability for devices containing nitrided gate while preserving their excellent reliability. For brevity, this summary will only include our results on silicon nitride based MNS devices.

#### Experimental

The water-vapor annealing (WVA) treatments were performed in a ordinary steam oxidation furnace at various temperatures, although the results to be reported in this summary were mostly obtained at 400°C[1]. In principle the WVA step could be inserted most anywhere in the processing sequence after the formation of the gate dielectric, we emphasize the use of WVA as a post-metal annealing (PMA) step in this summary, although an example is given to show the effect of post-deposition WVA as well.

Thin silicon nitride films, with equivalent oxide thickness (EOT) ~ 5 nm, were deposited directly on Si at room temperature by the Jet Vapor Deposition (JVD) technique [2]. To accentuate the effects of the water vapor annealing (WVA), some nitride films were deposited under non-optimized conditions. In some devices, a post-deposition anneal was done at 800°C for 30min in N<sub>2</sub>. Large-area Al-gate MNS capacitors and transistors were then fabricated. The WVA step was used either to replace the post-deposition anneal step or as a PMA step. Capacitance-Voltage (C-V), Current-Voltage (I-V), and charge pumping measurements were used to characterize the device properties before and after WVA.

#### Results and Discussion

One of the major problems of the thin CVD silicon nitride film as well as non-optimized JVD silicon nitride film is

its excessive leakage current, and our results suggest that WVA may be a solution to this problem.

Curve (a) in Fig. 1 is from a MNS capacitor which had received a 800°C annealing in dry N<sub>2</sub> for 30 min following the nitride deposition, while curve (b) is from a similar device except that the 800°C annealing step was replaced by WVA at 520°C. The EOT of the nitride in both cases is approximately 4.7 nm. It is obvious that the WVA treatment leads to reduced gate leakage current. In addition, our analysis has indicated that curve (a) contains a significant component of Frenkel-Poole conduction while curve (b) is typical of Fowler-Nordheim tunneling, suggesting effective removal of trap-assisted current component by the WVA.



From the corresponding quasi-static CV curves depicted in Fig. 2, one can see clearly that the interface properties of these MNS capacitors also improved significantly when the 800°C nitrogen anneal was replaced by a 520°C WVA. The capacitor represented by curve (b) in Fig.2 was then given an additional WVA at 400°C as a PMA step, and the resulting C-V curves are shown in Fig.3. The excellent match between high frequency and quasi-static CV indicates a very low density of interface traps. The flatband voltage of HFCV also indicates a low density of dielectric charge.

As expected, the transconductances of corresponding MNS-FET's also improved dramatically as a result of the WVA, as shown in Fig. 4, which is directly correlatable with the reduced densities of interface traps and dielectric charge.

Figure 5 shows that the current driveability of the MNS transistor is also increased significantly upon WVA in these same devices, which is again believed to be due to the reduced densities of interface traps and dielectric charge.

It should be noted that WVA was also performed on a set of control devices with thermal SiO<sub>2</sub> as the gate dielectric, and no effect could be detected.

An obvious concern of the WVA process is whether it introduces reliability problems. While much more comprehensive study must be conducted to address this issue, our preliminary study has revealed no degradation of hot-carrier reliability resulting from WVA, either in terms of hot-carrier induced interface-trap generation, transconductance degradation, or threshold voltage shift.

226

Figure 6 compares the charge trapping characteristics between two MNS capacitors of basically identical EOT (~4.6nm) under constant-current stress. The lower curve is from a sample that did not receive WVA, while the upper curve is from a sample that came from the same wafer except that it had been treated by WVA. Two features are worth noting: (1) It takes a higher gate voltage for the WVA'ed sample to maintain the same current level, due to the lower gate current at a given gate voltage, which is consistent with the data in Fig.1, and (2) Both show electron trapping characteristic, but the WVA'ed sample exhibits a lower voltage shift (21 mV vs 32 mV) after the same electron fluence of 0.4 C/cm<sup>2</sup>. Both features noted above suggest the possibility that the WVA step may actually improve the reliability of MNS devices, although much more work is needed before a credible conclusion can be reached.

It is puzzling why WVA should work as it does, as we know annealing either in hydrogen or in oxygen (the two chemical components in water vapor) at comparable temperatures does not work, nor does sequential annealing involving the




Fig.1 I-V characteristics from MNS capacitors with JVD nitride as the gate dielectric. (a) before WVA treatment; (b) After WVA treatment.




Fig.2 Quasi-static C-V curves of MNS capacitors. Curve A: without post-deposition WVA treatment; Curve B: with WVA treatment.




Fig.3 Additional WVA at 450°C as a PMA step on curve (B) in Fig.2 resulted in further improved C-V characteristic.

two. We also noticed that WVA does not improve the properties of conventional thermal oxide devices, despite its dramatic effects on silicon nitride and its interfaces, as well as polycrystalline silicon based TFT devices that contain a deposited oxide as the gate dielectric [3]. The understanding of the WVA mechanism will be an important task along with further development of the WVA technology.

#### Acknowledgement

We would like to thank the Jet Process Corporation for letting us use their machine for depositing the JVD silicon nitride films.

### References

- 1. X.W. Wang, U.S. Patent pending
- X.W.Wang et al., Jpn. J. Appl. Phys. Vol.34 (1995)
   Pt.1, No.2B, pp. 955-958.
- 3. Naoki Sano et al., IEEE Electron Device Letters, Vol. 16, No.5, 1995, pp157-160.




Fig.4 Transconductances for MNSFET before and after WVA for V<sub>D</sub>=0.1v and 0.3v. EOT~ 5.5nm. Device area:50x200μm.




Fig.5 Current driveability is also increased dramatically with WVA.




Fig.6 A comparison of the trapping characteristics between two capacitors with and without WVA treatment.